ISL12023IVZ【PDF 7/29 页】IC RTC/CLDR TEMP SNSR 14-TSSOP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录2001

3页 4页 5页 6页 [7页]8页 9页 10页 11页

ISL12023

FN6682.3

December 6, 2011

POWER SUPPLY CONTROL REGISTER (PWR_VDD)

Clear Time Stamp Bit (CLRTS)

This bit clears Time Stamp VDD to Battery (TSV2B) and Time

Stamp Battery to VDD Registers (TSB2V). The default setting is 0

(CLRTS = 0) and the Enabled setting is 1 (CLRTS = 1)

VDD Brownout Trip Voltage BITS

(VDDTrip<2:0>)

These bits set the 6 trip levels for the VDD alarm, indicating that

VDD has dropped below a preset level. In this event, the LVDD bit

in the Status Register is set to “1” and the LVRST pin is asserted

LOW. See Table 7.

Battery Voltage Trip Voltage Register

(PWR_VBAT)

This register controls the trip points for the two VBAT alarms, with

levels set to approximately 85% and 75% of the nominal battery

level.

RESEAL BIT (RESEALB)

This is the Reseal bit for actively disconnecting VBAT pin from the

internal circuitry. Setting this bit allows the device to disconnect the

battery and eliminate standby current drain while the device is

unused. Once VDD is powered up, this bit is reset and the VBAT pin is

then connected to the internal circuitry.

BATTERY LEVEL MONITOR TRIP BITS (VB85TP<2:0>)

Three bits selects the first alarm (85% of Nominal VBAT) level for the

battery voltage monitor. There are total of 7 levels that could be

selected for the first alarm. Any of the of levels could be selected as

the first alarm with no reference as to nominal Battery voltage level.

See Table 9.

BATTERY LEVEL MONITOR TRIP BITS (VB75TP<2:0>)

Three bits select the second alarm (75% of Nominal VBAT) level for

the battery voltage monitor. There are total of 7 levels that could be

selected for the second alarm. Any of the of levels could be selected

as the second alarm with no reference as to nominal Battery voltage

level. See Table 10.

Initial AT and DT Setting Register (ITRO)

These bits are used to trim the initial error (at room temperature)

of the crystal. Both Digital Trimming (DT) and Analog Trimming

(AT) methods are available. The digital trimming uses clock pulse

skipping and insertion for frequency adjustment. Analog

trimming uses load capacitance adjustment to pull the oscillator

frequency. A range of +62.5ppm to -61.5ppm is possible with

combined digital and analog trimming.

1/4

100

1/8

101

1/16

110

1/32

TABLE 6.

ADDR

654

09h

CLRTS

VDDTrip2 VDDTrip1 VDDTrip0

TABLE 7. VDD TRIP LEVELS

VDDTrip2

VDDTrip1

VDDTrip0

TRIP VOLTAGE

(V)

2.295

2.550

2.805

3.060

4.250

4.675

TABLE 8.

ADDR 7

543210

0Ah D RESEAL

VB85T

VB75T

TABLE 5. FREQUENCY SELECTION OF FOUT PIN (Continued)

FREQUENCY,

FOUT

UNITS

FO3

FO2

FO1

FO0

TABLE 9. VB85T ALARM LEVEL

VB85Tp2

VB85Tp1

VB85Tp0

BATTERY ALARM

TRIP LEVEL

(V)

2.125

2.295

2.550

2.805

3.060

4.250

4.675

TABLE 10. BATTERY LEVEL MONITOR TRIP BITS (VB75tp<2:0>)

VB75Tp2

VB75Tp1

VB75Tp0

BATTERY ALARM

TRIP LEVEL

(V)

1.875

2.025

2.250

2.475

2.700

3.750

4.125

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式